Bharath Univ Logo Bharath University
 
ABOUT US
Vision
Chancellor's Message
Management
Campus Tour
Contact Us
ACADEMICS
Engineering
Dental
Medical
Physiotherapy
Nursing
Curriculum
Calendar
FACILITIES
Laboratories
Library
Hostels
Societies
ADMISSIONS
Courses
Eligibility
Fees Structure
EXAMINATIONS
Schedule
Results
Certificates
Curriculum

M.Tech - VLSI Design
SEMESTER - I
PMA105 Applied Mathematics for Electronics Engineers
PVL101 Solid State Device Modeling and Simulations
PVE102 Advanced Digital System Design
PVL102 Introduction to VLSI Design
PVL1E1 Elective-I
PVl1L1 VLSI Design Lab-I
SEMESTER - II
PVE201 Analysis and Design of Analog Integrated Circuits
PAE202 Computer Architecture and Parallel Processing
PVL201 Computer Aided Design of VLSI Circuits
PVL2E2 Elective-II
PVL2E3 Elective-III
PVL2L2 VLSI Design Lab-II
SEMESTER - III
PVL3E4 Elective-IV
PVL3E5 Elective-V
PVL3E6 Elective-VI
PVL3P1 Project Work Phase I
SEMESTER - IV
PVL4P2 Project Work Phase II

<-- Back
 
 
designed by adroit techno solutions copyright © 2008 Bharath University